ID:23692 In RAM Primitive "<hierarchy_path>", the source of <clock_port> is not clean. Use the PLL-generated clocks to ensure a clean and glitch-free clock source.
CAUSE: M20K clock is not drive by a clean source.
ACTION: Use PLL-generated clocks to drive M20K clock.