lpm_mux, mux and busmux Altera IP

Parent topic: lpm_mux, mux and busmux Altera IP

Output Ports

Port Name	Required	Description	Comments
`result[]`	Yes	Selected input port.	Output port `LPM_WIDTH` wide.

Parent topic: lpm_mux, mux and busmux Altera IP

Contact Altera | Terms of Use | Trademarks | Privacy | Send Feedback

Copyright© Altera Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries.