ID:21899 Verilog HDL error at <location>: $error : <string>

CAUSE: Intel Quartus Prime Synthesis generated the specified error message for the specified location in a Design File.

ACTION: No action is required. To remove the error, address the issue identified by the message. A future version of the Intel Quartus Prime software will provide more extensive Help for this error message.