



25G Ethernet Intel[®] FPGA IP Release Notes



Contents

1. 25G Ethernet Intel® FPGA IP Release Notes (Intel Stratix 10 Devices)	3
1.1. 25G Ethernet Intel FPGA IP v19.4.1.....	3
1.2. 25G Ethernet Intel FPGA IP v19.4.0.....	4
1.3. 25G Ethernet Intel FPGA IP v19.3.0.....	5
1.4. 25G Ethernet Intel FPGA IP v19.2.0.....	5
1.5. 25G Ethernet Intel FPGA IP v19.1.....	5
1.6. 25G Ethernet Intel FPGA IP v18.1.....	6
1.7. 25G Ethernet Intel FPGA IP v18.0.....	6
1.8. 25G Ethernet Intel Stratix 10 FPGA IP User Guide Archives.....	6
1.9. 25G Ethernet Intel Stratix 10 FPGA IP Design Example User Guide Archives.....	7
2. 25G Ethernet Intel FPGA IP Release Notes (Intel Arria 10 Devices)	8
2.1. 25G Ethernet Intel FPGA IP v19.4.1.....	8
2.2. 25G Ethernet Intel FPGA IP v19.4.0.....	9
2.3. 25G Ethernet Intel FPGA IP v19.1.....	10
2.4. 25G Ethernet IP Core v17.0.....	10
2.5. 25G Ethernet IP Core v16.1.....	10
2.6. 25G Ethernet Intel Arria® 10 FPGA IP User Guide Archive.....	11
2.7. 25G Ethernet Intel Arria 10 FPGA IP Design Example User Guide Archives.....	11



1. 25G Ethernet Intel® FPGA IP Release Notes (Intel Stratix 10 Devices)

If a release note is not available for a specific IP version, the IP has no changes in that version. For information on IP update releases up to v18.1, refer to the *Intel® Quartus® Prime Design Suite Update Release Notes*.

Intel FPGA IP versions match the Intel Quartus Prime Design Suite software versions until v19.1. Starting in Intel Quartus Prime Design Suite software version 19.2, Intel FPGA IP has a new versioning scheme.

The Intel FPGA IP version (X.Y.Z) number can change with each Intel Quartus Prime software version. A change in:

- X indicates a major revision of the IP. If you update the Intel Quartus Prime software, you must regenerate the IP.
- Y indicates the IP includes new features. Regenerate your IP to include these new features.
- Z indicates the IP includes minor changes. Regenerate your IP to include these changes.

Related Information

- [Intel Quartus Prime Design Suite Update Release Notes](#)
- [25G Ethernet Intel Stratix® 10 FPGA IP User Guide Archives](#)
- [25G Ethernet Intel Stratix® 10 FPGA IP Design Example User Guide Archives](#)
- [Errata for the 25G Ethernet Intel FPGA IP in the Knowledge Base](#)

1.1. 25G Ethernet Intel FPGA IP v19.4.1

Table 1. v19.4.1 2020.12.14

Intel Quartus Prime Version	Description	Impact
20.4	Length checking update on VLAN frames:	—
<i>continued...</i>		



Intel Quartus Prime Version	Description	Impact
	<ul style="list-style-type: none"> In previous versions of 25G Ethernet Intel FPGA IP, oversized frame error is asserted when the following conditions are met: <ol style="list-style-type: none"> VLAN <ol style="list-style-type: none"> VLAN detection is enabled. The IP transmits/receives frames with length amounting to the maximum TX/RX frame length plus 1 to 4 octets. SVLAN <ol style="list-style-type: none"> SVLAN detection is enabled. The IP transmits/receives frames with length amounting to the maximum TX/RX frame length plus 1 to 8 octets. In this version, the IP is updated to correct this behavior. 	
	<p>Updated the Avalon® memory-mapped interface access to the status_* interface to prevent Avalon memory-mapped timeout during reads to non-existent addresses:</p> <ul style="list-style-type: none"> In previous versions of 25G Ethernet Intel FPGA IP, Avalon memory-mapped interface reads to non-existent addresses on the status_* interface would assert status_waitrequest until the Avalon memory-mapped master's request times out. The issue has now been fixed to not hold waitrequest when a non-existent address is accessed. 	—
	RS-FEC enabled variants now support 100% throughput.	—

1.2. 25G Ethernet Intel FPGA IP v19.4.0

Table 2. v19.4.0 2019.12.16

Intel Quartus Prime Version	Description	Impact
19.4	<p>rx_am_lock behavior change:</p> <ul style="list-style-type: none"> In previous versions of the 25G Ethernet Intel FPGA IP, the rx_am_lock signal behaves the same as rx_block_lock across all variants. In this version, for RSFEC enabled variants of the IP, rx_am_lock now asserts when alignment lock is achieved. For non-RSFEC enabled variants, rx_am_lock still behaves the same as rx_block_lock. 	The interface signal, rx_am_lock, behaves differently from the previous versions for the RSFEC-enabled variants.
	Updated the RX MAC Start of Packet:	—

continued...



Intel Quartus Prime Version	Description	Impact
	<ul style="list-style-type: none"> In previous versions, the RX MAC only checks for a START character to determine the start of a packet. In this version, the RX MAC now checks for incoming packets for Start of Frame Delimiter (SFD), in addition to the START character by default. If the preamble pass-through mode is enabled, the MAC checks only for the START character to allow for custom preamble. 	
	<p>Added a new register to enable preamble checking:</p> <ul style="list-style-type: none"> In the RX MAC registers, the register at offset 0x50A [4] can be written to 1 to enable the preamble checking. This register is a "don't care" when the preamble pass-through is enabled. 	—

1.3. 25G Ethernet Intel FPGA IP v19.3.0

Table 3. v19.3.0 2019.09.30

Intel Quartus Prime Version	Description	Impact
19.3	For a MAC+PCS+PMA variant, the transceiver wrapper module name is now dynamically generated. This prevents unwanted module collision if multiple instances of the IP are being used in a system.	—

1.4. 25G Ethernet Intel FPGA IP v19.2.0

Table 4. v19.2.0 2019.07.01

Intel Quartus Prime Version	Description	Impact
19.2	<p>Design Example for 25G Ethernet Intel FPGA IP:</p> <ul style="list-style-type: none"> Updated the target development kit option for Intel Stratix® 10 devices from Intel Stratix 10 L-Tile GX Transceiver Signal Integrity Development Kit to Intel Stratix 10 10 GX Signal Integrity L-Tile (Production) Development Kit. 	—

1.5. 25G Ethernet Intel FPGA IP v19.1

Table 5. v19.1 April 2019

Description	Impact
Added a new feature—Adaptive mode for RX PMA Adaptation:	These changes are optional. If you do not upgrade your IP core, it does not have this new feature.
<i>continued...</i>	



Description	Impact
<ul style="list-style-type: none"> Added a new parameter—Enable auto adaptation triggering for RX PMA CTLE/DFE mode. 	
Renamed the Enable Altera Debug Master Endpoint (ADME) parameter to Enable Native PHY Debug Master Endpoint (NPDME) as per Intel rebranding in the Intel Quartus Prime Pro Edition software. The Intel Quartus Prime Standard Edition software still uses Enable Altera Debug Master Endpoint (ADME) .	—

1.6. 25G Ethernet Intel FPGA IP v18.1

Table 6. Version 18.1 September 2018

Description	Impact
Added a new feature—Elective PMA: <ul style="list-style-type: none"> Added a new parameter—Core Variants. Added a new signal for 1588 Precision Time Protocol Interface—<code>latency_sclk</code>. 	These changes are optional. If you do not upgrade your IP core, it does not have these new features.
Design Example for 25G Ethernet Intel FPGA IP: Renamed the target development kit option for Intel Stratix 10 devices from Stratix 10 GX FPGA Development Kit to Stratix 10 L-Tile GX Transceiver Signal Integrity Development Kit .	

Related Information

- [25G Ethernet Intel Stratix 10 FPGA IP User Guide](#)
- [25G Ethernet Intel Stratix 10 FPGA IP Design Example User Guide](#)
- [Errata for 25G Ethernet IP core in the Knowledge Base](#)

1.7. 25G Ethernet Intel FPGA IP v18.0

Table 7. Version 18.0 May 2018

Description	Impact
Initial release for Intel Stratix 10 devices.	—

1.8. 25G Ethernet Intel Stratix 10 FPGA IP User Guide Archives

IP versions are the same as the Intel Quartus Prime Design Suite software versions up to v19.1. From Intel Quartus Prime Design Suite software version 19.2 or later, IP cores have a new IP versioning scheme.

If an IP core version is not listed, the user guide for the previous IP core version applies.

Intel Quartus Prime Version	IP Core Version	User Guide
20.1	19.4.0	25G Ethernet Intel Stratix 10 FPGA IP User Guide
19.4	19.4.0	25G Ethernet Intel Stratix 10 FPGA IP User Guide
19.3	19.3.0	25G Ethernet Intel Stratix 10 FPGA IP User Guide
<i>continued...</i>		



Intel Quartus Prime Version	IP Core Version	User Guide
19.2	19.2.0	25G Ethernet Intel Stratix 10 FPGA IP User Guide
19.1	19.1	25G Ethernet Intel Stratix 10 FPGA IP User Guide
18.1	18.1	25G Ethernet Intel Stratix 10 FPGA IP User Guide
18.0	18.0	25G Ethernet Intel Stratix 10 FPGA IP User Guide

1.9. 25G Ethernet Intel Stratix 10 FPGA IP Design Example User Guide Archives

IP versions are the same as the Intel Quartus Prime Design Suite software versions up to v19.1. From Intel Quartus Prime Design Suite software version 19.2 or later, IP cores have a new IP versioning scheme.

If an IP core version is not listed, the user guide for the previous IP core version applies.

Intel Quartus Prime Version	IP Core Version	User Guide
19.1	19.1	25G Ethernet Intel Stratix 10 FPGA IP Design Example User Guide
18.1	18.1	25G Ethernet Intel Stratix 10 FPGA IP Design Example User Guide
18.0	18.0	25G Ethernet Intel Stratix 10 FPGA IP Design Example User Guide



2. 25G Ethernet Intel FPGA IP Release Notes (Intel Arria 10 Devices)

If a release note is not available for a specific IP version, the IP has no changes in that version. For information on IP update releases up to v18.1, refer to the *Intel Quartus Prime Design Suite Update Release Notes*.

Intel FPGA IP versions match the Intel Quartus Prime Design Suite software versions until v19.1. Starting in Intel Quartus Prime Design Suite software version 19.2, Intel FPGA IP has a new versioning scheme.

The Intel FPGA IP version (X.Y.Z) number can change with each Intel Quartus Prime software version. A change in:

- X indicates a major revision of the IP. If you update the Intel Quartus Prime software, you must regenerate the IP.
- Y indicates the IP includes new features. Regenerate your IP to include these new features.
- Z indicates the IP includes minor changes. Regenerate your IP to include these changes.

Related Information

- [Intel Quartus Prime Design Suite Update Release Notes](#)
- [25G Ethernet Intel Arria® 10 FPGA IP User Guide](#)
- [25G Ethernet Intel Arria® 10 FPGA IP Design Example User Guide](#)
- [Errata for the 25G Ethernet Intel FPGA IP in the Knowledge Base](#)

2.1. 25G Ethernet Intel FPGA IP v19.4.1

Table 8. v19.4.1 2020.12.14

Intel Quartus Prime Version	Description	Impact
20.4	Length checking update on VLAN frames:	—
<i>continued...</i>		



Intel Quartus Prime Version	Description	Impact
	<ul style="list-style-type: none"> In previous versions of 25G Ethernet Intel FPGA IP, oversized frame error is asserted when the following conditions are met: <ol style="list-style-type: none"> VLAN <ol style="list-style-type: none"> VLAN detection is enabled. The IP transmits/receives frames with length amounting to the maximum TX/RX frame length plus 1 to 4 octets. SVLAN <ol style="list-style-type: none"> SVLAN detection is enabled. The IP transmits/receives frames with length amounting to the maximum TX/RX frame length plus 1 to 8 octets. In this version, the IP is updated to correct this behavior. 	
	<p>Updated the Avalon memory-mapped interface access to the status_* interface to prevent Avalon memory-mapped timeout during reads to non-existent addresses:</p> <ul style="list-style-type: none"> The IP is updated to de-assert waitrequest when a non-existent address is accessed on the status_* interface. 	

2.2. 25G Ethernet Intel FPGA IP v19.4.0

Table 9. v19.4.0 2019.12.16

Intel Quartus Prime Version	Description	Impact
19.4	<p>rx_am_lock behavior change:</p> <ul style="list-style-type: none"> In previous versions of the 25G Ethernet Intel FPGA IP, the rx_am_lock signal behaves the same as rx_block_lock across all variants. In this version, for RSFEC enabled variants of the IP, rx_am_lock now asserts when alignment lock is achieved. For non-RSFEC enabled variants, rx_am_lock still behaves the same as rx_block_lock. 	The interface signal, rx_am_lock, behaves differently from the previous versions for the RSFEC-enabled variants.
	<p>Updated the RX MAC Start of Packet:</p> <ul style="list-style-type: none"> In previous versions, the RX MAC only checks for a START character to determine the start of a packet. In this version, the RX MAC now checks for incoming packets for Start of Frame Delimiter (SFD), in addition to the START character by default. If the preamble pass-through mode is enabled, the MAC checks only for the START character to allow for custom preamble. 	—
	<p>Added a new register to enable preamble checking:</p> <ul style="list-style-type: none"> In the RX MAC registers, the register at offset 0x50A [4] can be written to 1 to enable the preamble checking. This register is a "don't care" when the preamble pass-through is enabled. 	—



2.3. 25G Ethernet Intel FPGA IP v19.1

Table 10. v19.1 April 2019

Description	Impact
Renamed the Enable Altera Debug Master Endpoint (ADME) parameter to Enable Native PHY Debug Master Endpoint (NPDME) as per Intel rebranding in the Intel Quartus Prime Pro Edition software. The Intel Quartus Prime Standard Edition software still uses Enable Altera Debug Master Endpoint (ADME) .	—

2.4. 25G Ethernet IP Core v17.0

Table 11. Version 17.0 May 2017

Description	Impact
<p>Added shadow feature for reading statistics registers.</p> <ul style="list-style-type: none"> In TX statistics registers, replaced the CLEAR_TX_STATS register at offset 0x845 with new CNTR_TX_CONFIG register. The new register adds a shadow request and a parity-error clear bit to the bit that clears all TX statistics registers. Added new CNTR_RX_STATUS register at offset 0x846, that includes a parity-error bit and a status bit for the shadow request. In RX statistics registers, replaced the CLEAR_RX_STATS register at offset 0x945 with new CNTR_RX_CONFIG register. The new register adds a shadow request and a parity-error clear bit to the bit that clears all TX statistics registers. Added new CNTR_TX_STATUS register at offset 0x946, that includes a parity-error bit and a status bit for the shadow request. 	The new feature supports improved reliability in statistics counter reads. To read a statistics counter, first set the shadow request bit for that set of registers (RX or TX), and then read from a snapshot of the register. The read values stop incrementing while the shadow feature is in effect, but the underlying counters continue to increment. After you reset the request, the counters resume their accumulated values. In addition, the new register fields include parity-error status and clear bits.
Modified RS-FEC alignment marker format to comply with the now-finalized Clause 108 of the IEEE 802.3by specification. Previously the RS-FEC feature complied with the 25G/50G Consortium Schedule 3, prior to IEEE specification finalization.	The RX RS-FEC now detects and locks to both the old and new alignment markers, but the TX RS-FEC generates only the new IEEE alignment marker format.

Related Information

- [25G Ethernet IP Core User Guide](#)
- [Errata for 25G Ethernet IP core in the Knowledge Base](#)

2.5. 25G Ethernet IP Core v16.1

Table 12. Version 16.1 October 2016

Description	Impact
Initial release in the Intel FPGA IP Library.	—

Related Information

- [25G Ethernet IP Core User Guide](#)
- [Errata for 25G Ethernet IP core in the Knowledge Base](#)



2.6. 25G Ethernet Intel Arria® 10 FPGA IP User Guide Archive

IP versions are the same as the Intel Quartus Prime Design Suite software versions up to v19.1. From Intel Quartus Prime Design Suite software version 19.2 or later, IP cores have a new IP versioning scheme.

If an IP core version is not listed, the user guide for the previous IP core version applies.

Intel Quartus Prime Version	IP Core Version	User Guide
19.4	19.4.0	25G Ethernet Intel Arria® 10 FPGA IP User Guide
17.0	17.0	25G Ethernet Intel Arria 10 FPGA IP User Guide

2.7. 25G Ethernet Intel Arria 10 FPGA IP Design Example User Guide Archives

IP versions are the same as the Intel Quartus Prime Design Suite software versions up to v19.1. From Intel Quartus Prime Design Suite software version 19.2 or later, IP cores have a new IP versioning scheme.

If an IP core version is not listed, the user guide for the previous IP core version applies.

Intel Quartus Prime Version	IP Core Version	User Guide
16.1	16.1	25G Ethernet Design Example User Guide