

Intel® Xeon® Processor E5-2400 v2 Product Family

Boundary Scan Descriptor Language (BSDL) Readme

January 2014



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at <http://www.intel.com/design/literature.htm>.

Intel, Xeon, and the Intel logo are trademarks of Intel Corporation in the U. S. and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2014, Intel Corporation. All Rights Reserved.



Contents

Overview	5
Scope	5
Related Documents	5
Readme	6

Figures

1	Test Flow with Partial BSCAN Initialization Example.....	7
2	Reset Sequence	7

Tables

1	Related Documents	5
---	-------------------------	---



Revision History

Document Number	Revision Number	Description	Date
329820	001	<ul style="list-style-type: none">Initial Release	January 2014

§



Overview

Scope

This document is intended for the development of IEEE 1149 Boundary scan tests for the Intel® Xeon® Processor E5-2400 v2 Product Family. This readme assumes a working knowledge of IEEE 1149 methodologies and the in circuit test (ICT) manufacturing test methods.

Related Documents

Refer to the following documents for additional processor information.

Table 1. Related Documents

Document	Document Number/Location
Intel® Xeon® Processor E5-2400 v2 Product Family Datasheet - Volume 1	329819-001
Intel® Xeon® Processor E5 v2 Product Family Specification Update	329189-001
IEEE Standard Test Access Port and Boundary Scan Architecture Specification	http://standards.ieee.org



Readme

1. Full Boundary-scan Initialization Requirement

After applying voltage to the power pins, the following initialization sequence must be completed PRIOR to the first TAP accesses during application of the boundary-scan test patterns:



- a. BCLK[1:0]_D[P/N] continuous toggle at 100 MHz
- b. DRAM_PWR_OK_C[01/23], PWRGOOD, RESET_N are initialized LOW
- c. All power supplies are up
- d. DRAM_PWR_OK_C[01/23] is driven HIGH and remain driven HIGH during the boundary-scan test pattern execution
- e. EAR_N pin is initialized HIGH
- f. PROCHOT_N pin is initialized HIGH
- g. EAR_N and PROCHOT_N need to be initialized HIGH (de-asserted) before the PWRGOOD assertion.
- h. PWRGOOD pin must be driven HIGH 2ms after power pins are stable and remain driven HIGH during the boundary-scan test pattern execution
- i. RESET_N pin should be driven LOW for the entire duration of the pattern execution

2. Partial Boundary Scan Initialization Requirement (without DDR cells)

The following alternate initialization sequence does not require BCLK operation, but will disable DDR Boundary-scan functionality. After applying voltage to the power pins, the following initialization sequence must be completed PRIOR to first TAP accesses during application of the boundary-scan test patterns:

- a. DRAM_PWR_OK_C[01/23], PWRGOOD, RESET_N are initialized LOW
- b. All power supplies are up
- c. DRAM_PWR_OK_C[01/23] is driven HIGH and remains driven HIGH during the boundary-scan test pattern execution
- d. PWRGOOD pin must be driven HIGH 2ms after power pins are stable and remain driven HIGH during the boundary-scan test pattern execution.
- e. RESET_N pin should be driven LOW for the entire duration of pattern execution.

See [Figure 1](#) and [Figure 2](#) for an example test flow.

Figure 1. Test Flow with Partial BSCAN Initialization Example**Figure 2. Reset Sequence**

Note: *RESET_N should not be held low for the duration of the testing.

